

MSU FRENED Hardware Interface

This is a collection of documents describing the Michigan State University's hardware interface between our Control Data 6000 mainframe and the attached Interdata 7/32 front-end minicomputer. The 7/32 ran a proprietary MSU-written operating system called FRENED.

The hardware interface was designed in 1974 - 1976 by Dr. Lewis Greenberg, who retired as Director of the MSU Computer Laboratory in 2002. The interface was constructed and debugged by MSU engineer Peter Chen, who still works for the Computer Lab as of this writing.

These documents were lent to me by Tim Childs, a colleague of Peter Chen. They came in several folders, most notably two folders named "7/32 Front-End (A)" and "7/32 Front-End (B)". I don't know what the difference is between (A) and (B).

Contents


- Schematic: Full Front-End System
- Cyber 750 Front-End Block Diagram
- 7/32 Front End Interface - 10 pages describing the interface, focusing on flag bits. This was in the Front-End (A) document
- FEI - 5 pages describing the function codes. This was in the (B) folder.
- 750 Front-End Devices - 7-page 1986 listing
- 23 pages of flow charts and boolean equations describing status bits. From Front-End (A).
- 15 pages of detailed, gate-by-gate diagrams with IC part numbers. Photoreduced and difficult to read. From (A).
- 16 pages of flow charts, possibly from (B).
- DAA Board Layout (For Vadic Coupler).
- 6 pages of handwritten tables on lined paper describing chassis layout, connectors, and "PALS", including phone number assignments.
- Phone Line[s] for VADIC Coupler

Although this documentation is so detailed that it would seem to leave little to the imagination, in fact I have omitted most of the extremely detailed documentation. The omitted material includes:

- A lengthy computer printout that seems to include IC part numbers and their relationships to each other.
 - A great deal of other material which did not seem interesting to me.
- (This list is not complete, because I did not bring these omitted items home with me from MSU.)

Also see the "6SM" software documentation, to be made available separately.


Mark Riordan mrr at msu.edu December 2003



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 TITLE — FULL FRONT-END SYSTEM
 DATE: May 21, 1964

BY: _____
 DATE: _____
 TITLE: _____

MICHIGAN STATE UNIVERSITY - COMPUTER LABORATORY



CYBER 750 FRONT-END BLOCK DIAGRAM

7/32 Front End Interface

INTRODUCTION

The front end interface between the CDC 6000 peripheral processor (PP) and the Interdata 7/32 has been designed to allow maximum flexibility in communication and data transfer between the two computers.

The interface allows the 6000 PP to effectively deadstart the 7/32, to issue interrupts to the 7/32, and to read status information from the 7/32. It provides for data transfer using either (1) the high speed direct memory access (DMA) capabilities of the 7/32 selector channel (SELCH) or (2) normal, lower speed I/O operations of the 7/32 I/O multiplexor bus.

Information is sent and received by the 6000 PP via the 6000 channel. The interface appears as a single piece of equipment on the 6000 channel and all communications information (interrupts, status, etc.) and data is transferred through the one port.

The 7/32 communicates with the 6000 PP by setting and reading status bits, receiving and acknowledging interrupts, and by setting bits in the SP-BITS (system program bits) register (which can be read by the PP). The normal read and write data instructions (RD, WD, etc.) are used for transferring data to or from the interface. High speed (DMA) access is available since the 7/32 interface is connected to the selector channel (SELCH).

The interface appears as two separate devices on the 7/32 I/O bus. Both devices are connected to the 7/32 via the selector channel (SELCH). By using the SELCH connection data can be transferred using one of two methods; the 7/32 may use the high speed direct memory access (DMA) feature by sending start, stop, and address commands to the SELCH, or the 7/32 can use the SELCH as a simple extension of the I/O multiplexor bus. The two device connections from the interface have device numbers nnnnnn0 and nnnnnn1. The seven most significant bits of the device numbers are the same and are set upon installation of the interface. Device nnnnnn0 is responsible for data transfer between the 7/32 and the PP and for interrupts caused by data transfer (described later). Device nnnnnn1 handles interrupts originated by the PP and their associated communication. Figure 1 shows a block diagram of the basic connections.




Figure 1

DATA TRANSFER

There are six "mode" flags (flip-flops) associated with data transfer. Each of these can be set or reset only by using the 7/32 output command instruction. The state of each of the "mode" flags can be determined by the PP through a status request. A description of these flags follows:

MODE - MODE2 Flags

These flags signal the format to be used when transferring data between the PP and 7/32. The "MODE" flag signals how many PP bits are to be used.

MODE = 0 => use whole PP word

MODE = 1 => use PP word as 2 six bit bytes.


The "MODE2" flag signals whether byte or halfword mode is to be used by the 7/32.

MODE2 = 0 => use 7/32 byte mode


MODE2 = 1 => use 7/32 halfword mode.

Thus there are four possible data formats as follows:


MODE = 0, MODE2 = 0




MODE = 0, MODE2 = 1



MODE = 1, MODE2 = 0



MODE = 1, MODE2 = 1



IN-MODE - OUT-MODE Flags

These flags signal the current direction of data flow through the interface as shown in the table below.

	OUT-MODE=0	OUT-MODE=1
IN-MODE=0	No Data Transmission expected	Data is expected from 7/32 to PP
IN-MODE=1	Data is expected from PP to 7/32	Illegal Cannot be Set

When the IN-MODE flag is set the interface expects to receive data from the PP. Associated with the input circuitry is a 12 bit holding register INPUT-65 and its corresponding full flag IN-65. When a full is received from the PP channel (data is on the channel) and the holding register INPUT-65 is free (IN-65 is reset) the data is transferred to INPUT-65 and IN-65 is set. An empty signal is then returned to the PP channel. If IN-65 is already set when the full is received from the channel the channel will hang until IN-65 is cleared. IN-65 is cleared by a 7/32 read request (or a DMA read request) to device nnnnnn0. The form of the data received by the 7/32 depends on the setting of the MODE and MODE2 flags.

When the OUT-MODE flag is set the interface expects to send data to the PP channel. Associated with the output circuitry is a 16 bit holding register OUTPUT-32 and its corresponding full flag OUT-32. When the channel is active and OUT-32 is set data is sent to the PP from OUTPUT-32. The format of the data sent is dependent upon the setting of the MODE and MODE2 flags. When a empty is received from the PP, OUT-32 is cleared. OUT-32 is set by a 7/32 write request to device nnnnnn0. If a 7/32 write request is issued when OUT-32 is set (data is already in OUTPUT-32) the 7/32 will hang until OUT-32 is cleared. If the PP tries to input data from the interface and OUT-32 is not set the PP channel will hang until data becomes available (OUT-32 becomes set).

RT Flag

When the RT flag is set an interrupt is sent to the 7/32 by device nnnnnn0 whenever one of the following conditions occurs.

- 1) IN-MODE=1, IN-65=1
That is, there is data available for the 7/32.
- 2) OUT-MODE=1, OUT-32=0
That is, data from the 7/32 is needed by the interface.

When the RT flag is reset no interrupts will occur on device nnnnnn0.

ST-32 Flag

When the ST-32 flag is set the IN-MODE and OUT-MODE flags are ignored. Instead of providing I/O operations the interface provides 16 bits of general status on device nnnnnn0 whenever a halfword is read by the 7/32. Resetting the ST-32 flag returns the interface to normal operation. The bits returned by the read in status mode are as follows.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		ST-65	IN MODE	OUT MODE	MODE	MODE2	$\overline{\text{ACT-65}}$	$\overline{\text{IN-65}}$	$\overline{\text{OUT-32}}$	IP	BUSY	RT		DACT

WHERE:	BIT
undefined	0
undefined	1
undefined	2
ST-65=1 if PP is in status mode	3
IN-MODE=1 if IN-MODE is set	4
OUT-MODE=1 if OUT-MODE is set	5
MODE=1 if MODE flag is set	6
MODE2=1 if MODE 2 flag is set	7
$\overline{\text{ACT-65}}$ = 1 if 6000 channel not active	8
$\overline{\text{IN-65}}$ = 1 if input buffer empty	9
$\overline{\text{OUT-32}}$ = 1 if out put buffer empty	10
IP = 1 if IP flag set	11
BUSY = 1 if IN-MODE set and no data available or if OUT-MODE set and no room for next data word	12
RT = 1 if RT flag set	13
unassigned	14
DACT = 1 if 6000 channel de-activated and no data available if IN-MODE was set	15

PROGRAMMING (6000 PP Side)

There are three functions which the 6000 PP may issue to the interface. Their format is:

11	10	9	8	7	6	5	4	3	2	1	0
E	E	E	HL	I/S	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀

Where: EEE is the equipment number
 HL is the halt load bit
 I/S is the interrupt/status function bit
 C₆,C₅,...C₀ are communication bits

Halt Load Function (HL=1)

The Halt Load Function is signaled, by setting the HL bit to 1. When the interface receives this function it causes the 7/32 to master clear and then to load and execute the program from its loader storage unit (LSU). This is similar to a "deadstart" on the 6500. The steps taken by the PP after issuing the Halt Load Function are dependent upon the LSU program.

Interrupt Function (HL=0, I/S=1)

The Interrupt function is specified by setting HL to 0 and I/S to 1. When this function is received by the interface and no previous interrupt is pending (IP flag is not set), the following occurs:

1. The IP flag is set.
2. The channel is de-activated.
3. Bits C₆, C₅...C₀ are placed in SP bits SP-1 to SP-7.
4. An interrupt is requested on device nnnnnn1 of the 7/32.

When the interrupt is acknowledged by the 7/32 it should issue a read request on device nnnnnn1. This will supply the contents of the SP-BITS and IP flag to the 7/32 and will then clear the IP flag and SP-BITS in the interface. The form of the data returned by the read is:

IP	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀
----	----------------	----------------	----------------	----------------	----------------	----------------	----------------

If an interrupt is pending (IP is set) when this function is issued no de-activation will occur until IP is cleared (the 7/32 issues a read). In th case the PP may decide to de-activate the channel (use bit 2⁵ in channel num to avoid hangs) in which case the interrupt request is aborted (ignored).

It is good programming practice to monitor the progress of the interrupt function by issuing a status function after each interrupt request. The status function can also be used to see if a previous interrupt request is pending before issuing another interrupt.

Status Function (HL=0, I/S=0)

The Status Function is specified by setting HL to 0 and I/S to 0. After receiving a status function the interface will go into status mode (set the ST-65 flip-flop) and will make the channel inactive. When the channel again becomes active (the PP inputs data) the interface sends one of two 12 bit status words depending on the setting of C₀ when the function was issued. Each time a word is read by the PP and an empty is returned to the interface, the channel will again become full with an updated copy of the selected status word. Sending a DCN to the interface will clear the status mode. The status reply words are as follows:

	11	10	9	8	7	6	5	4	3	2	1	0
C ₀ =0	IP	PF	IN MODE	OUT MODE	SP ₀	SP ₁	SP ₂	SP ₃	SP ₄	SP ₅	SP ₆	SP ₇

Where:	IP = IP flag (1 if interrupt pending)	BIT (11)
	PF = 1 if power fail on 7/32	(10)
	IN-MODE = 1 if IN-MODE flag is set	(9)
	OUT-MODE = 1 if OUT-MODE flag is set	(8)
	SP ₀ -SP ₇ = SP bits register	(7-0)

	11	10	9	8	7	6	5	4	3	2	1	0
C ₀ =1		PF	ST 32	RTW	DCN 65	RT	ACK2	ACK	OUT 32	IN 65	MODE2	MODE

Where:	undefined	(11)
	PF = 1 if power fail on 7/32	(10)
	ST-32 = 1 if 7/32 is in general status mode	(9)
	RTW = 1 if 7/32 data interrupt pending	(8)
	DCN-65 = 1 if 6000 sent DCN	(7)
	RT = 1 if RT flag set	(6)
	ACK2 = 1 if IP interrupt acknowledged	(5)
	ACK = 1 if RT (data) interrupt acknowledged	(4)
	OUT-32 = OUT-32 flag	(3)
	IN-65 = IN-65 flag	(2)
	MODE2 = MODE2 flag	(1)
	MODE = MODE flag	(0)

PROGRAMMING (7/32 Side)

The interface appears as two separate devices to the 7/32. Thus there are two devices to program and each is significantly different.

Device nnnnnn0

This device handles all data transfers and controls the format of data transfer used. The following instructions are allowed:

1) Command (OC or OCR)

The command instruction causes the interface to change its mode of operation. The bit assignment for the command instruction are as follows:

			1	0	0	1	1
8	9	10	11	12	13	14	15
	DCN	ST 32	IN MODE	OUT MODE	RT	MODE2	MODE

where:

unassigned	(8)
DCN = 1 if to send DCN to PP	(9)
ST-32 = 1 to set status mode, 0 to clear	(10)
IN-MODE = 1 to set IN-MODE, 0 to clear	(11)
OUT-MODE = 1 to set OUT-MODE, 0 to clear	(12)
RT = 1 to set RT MODE, 0 to clear	(13)
MODE2 = 1 to set MODE2, 0 to clear	(14)
MODE = 1 to set MODE, 0 to clear	(15)

If both bits 11 and 12 are set only bits 9 and 10 have meaning. For a description of each of the 'mode' flags and their meanings, see the DATA TRANSFER section.

2) Status (SS or SSR)

The Status instruction reads an 8 bit status from the interface. This instruction may be used at any time. The status bits returned are as follows:

8	9	10	11	12	13	14	15
ACT-65	IN-65	OUT-32	IP	BUSY	RT		DACT

Where:

ACT-65	= 1 if 6000 channel not active	(8)
IN-65	= 1 if input buffer empty	(9)
OUT-32	= 1 if output buffer empty	(10)
IP	= 1 if IP flag set	(11)
BUSY	= 1 if IN-MODE set and no data available or if OUT-MODE set and no room for next data word	(12)
RT	= 1 if RT flag set	(13)
	unassigned	(14)
DACT	= 1 if 6000 channel de-activated and no data available if IN-MODE was set	(15)

3) Read Byte (s) (RD, RDR, RB, RBR, AL, DMA access)

Read data in byte mode, the instruction should only be used when IN-MODE and IN-65 are set and MODE2 and ST-32 are clear, otherwise the 7/32 will time out. (V)

4) Read Halfword (RH, RHR, DMA access)

Read a halfword of data. These instructions should only be used when IN-MODE, IN-65, and MODE2 are set. Otherwise, the 7/32

will time out. If ST-32 is set when the read is issued 16 bits of general status is returned instead of data (see DATA TRANSFER sectio

5) Write Byte (s) (WD, WDR, WB, WBR, DMA access)

Send data in byte mode. These instructions should only be used when OUT-MODE is set and OUT-32 and MODE2 are clear. Otherwise, the 7/32 will time out.

6) Write Halfword (WH, WHR, DMA access)

Send a halfword of data. These instruction should only be used when OUT-MODE and MODE2 are set and OUT-32 is clear. Otherwise, the 7/32 will time out.

Device nnnnnnn1

This device handles all interrupts from the interface caused by PP functions. When an interrupt occurs from this device a byte type read should be done. This reads up the IP flag the SP-bits as follows.

IP	SP ₁	SP ₂	SP ₃	SP ₄	SP ₅	SP ₆	SP ₇
----	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

The IP flag and SP-BIT register in the interface are cleared by the read.

The command instruction (OC, OCR) can be used to place 8 bits of data in the SP-bits register as long as IP is not set. These bits can then be examined by the PP through the PP status function.

The status and write instructions are not defined for this device.

FEI

Function

The following is a list of the allowable functions which may be sent to the FEI by a PPU.

SELECT ³⁰⁰⁰ 2400 010 100 XXXXXX* (SEL)

Connect the FEI to the 6000 channel. Once this function is issued the connection remains in effect until a DESELECT is issued. While selected no functions or data received by the FEI will be passed on to other 6000 devices which are connected past this device on the channel daisy chain.

DESELECT ⁰⁰⁰⁰⁰ 2410 010 100 YYYYYY* (DES)

Disconnect the FEI from the 6000 channel thereby allowing the pass-on network to function in the normal CDC manner.

The two functions described above are similar to the way a CDC 6684 operates.

*These six bits are strapable to any combination of 0's and 1's but XXXXXX must differ in exactly 1 bit position from YYYYYY.

ADDRESS UPPER 001 000 000 WWW (SAU) 1000

This function sets the upper 3 bits (WWW) of the 19 bit address from which the first read or write will take place.

ADDRSS MIDDLE ⁰⁰¹ ~~001~~ 1WWWXXXX (SAL) 1400

The function sets - bits 2^8 2^{15} (W's) of the 19 bit address from which the first read or write will take place.

HALT LOAD 011 dddddddd d = don't care (HL) 3000

Cause the 7/32 to initialize and then read up to 16 bytes of data from device 5 on the multiplexer bus.

INTERRUPT 011 dddddddd d = don't care (INT) 3400

Causes an interrupt from device 5 on the Interdata multiplexer bus.

LOAD PROGRAM 110 dddddddd d = don't care (LP) 6000

Prepare to accept 8 bit bytes of data from the PPU which will be placed in a 16 byte memory starting at location 0. This memory is used by the 7/32 whenever it attempts to read from device 5.


Modes

There are two modes for data transfer, MODE 0 and MODE 1.

MODE 1


- 1) WRITE - data from the PPU to the 7/32.

Two consecutive 12 bit bytes are used to create a single 16 bit word to be stored in the 7/32 memory. Only the bottom 8 bits of each 12 bit PPU byte is utilized. The 8 bit byte derived from the first PPU byte is always placed in bits 0-7 of the 16 bit word. The next 8 bit byte derived is always stored in bits 8-15 of the 16 bit word. If after receiving the first 8 bit byte a DCN is received the lower 8 bits (8-15) will be set to 0.



- 2) READ - data from the 7/32 to a PPU


Each 16 bit word from Interdata memory is divided into two 8 bit bytes. Each byte is packed into the lower 8 bits (4-11) of a 12 bit PPU byte and sent to the PPU. The top 8 bit byte (bits 0-7) is always sent first followed by the lower byte (bits 8-15).



Mode 0


1) WRITE - data from the PPU to the 7/32

A 12 bit PPU word is considered to contain two 6 bit bytes. Byte 1 is bits 0-5, byte 2 is bits 6-11. These two 6 bit bytes are placed in 8 bit bytes of a 16 bit word with the undefined bits (0-1 and 8-9) being set to 0.



2) READ - data from the 7/32 to the PPU

A 16 bit word from Interdata memory is assumed to contain two 6 bit bytes as sub-bytes of its normal 8 bit bytes. These two 6 bit bytes are packed into one 12 bit PPU byte.



The following functions are MODE dependent. In each case the mode is determined by the value of M. The value of aaaaaaa* is used as the lower (bits 27 - 20) 8 bits of the address from which the first read or write will take place.

READ 100 Maaaaaaa 4400 (RM)

When this function is issued the FEI begins reading data from the 7/32 memory. Each time a word is read from memory the address is incremented by 1. Since there are two 16 bit buffers in the FEI, the interface will almost always be two words ahead of the channel. When the channel becomes active consecutive bytes of data (depending on mode) will be transmitted to the PPU. When the PPU sends a DCN to the FEI all data transmission will halt and the current function (READ) will be cleared. Any data left in the interface will be lost.

* NOTE ALL ADDRESS VALUES ARE HALF WORD ADDRESSES

If an error condition (parity error or read from non-existent memory) should arise this information will move with the corresponding data through the FEI. If the PPU attempts to read the bogus data (accepts it by sending an empty reply) the FEI will DCN the channel when it receives the empty signal. In this case the current function is not cleared and the type of error can be found by doing a STATUS function (see status). Issuing any other function will clear the error condition and resume normal operation.

READ AND SET 101 daaaaaaa d = don't care (RSM) *S*


This function prepares the FEI to do a ~~test~~^{test} and set type read from a single location in the 7/32 common memory. The MODE is always forced to 1 so that exactly 2 bytes of data will be received by the PPU. After the second byte has been received the channel remains empty until the transfer is terminated by the PPU with a DCN. Note that the address register is not changed by this function.

WRITE 111 Maaaaaaa (WM) *7400*

This function allows the PPU to write data into the 7/32 memory. When the channel becomes full the FEI will accept the data and return an empty to the channel. This process will continue until the PPU sends DCN or an error has occurred. The only error that can occur on a write is a reference to a non-existent memory location. When this happens the FEI will DCN the channel and set the corresponding status bit. Since the FEI double buffers the data an unhangable DCN instruction should be used to protect against channel hangs.

STATUS 0000 dddddddd d = don't care (ST) *0000*

This function allows the reading of status information by the PPU. When the channel becomes active the 12 bit status byte is sent to the PPU. Each time the PPU accepts a status byte a new updated status byte is sent to the PPU. The process is terminated when the PPU DCN's the channel.



STATUS BYTE

Where:

- A = set to 1 whenever the 7/32 is initialized
- B = set to 1 when an attempt is made to write to a non-existent memory location in the 7/32
- CD = a two bit status detailing the condition of the last byte accepted by the PPU on a read.

- 00 no error data is valid
- 01 parity error
- 10 memory malfunction
- 11 read from non-existent

E = value of the mode bit when error occurred *when*
F = set to 1 if a read was in progress ~~when~~ an error occurred
G = set to 1 if a write was in progress ~~when~~ an error occurred
H = a Halt Load function is in progress *when*
I = an Interrupt request is pending
U = undefined at this time

CLEAR INITIALIZE 0001 ddddddd d = don't care

This function allows the PPU to clear the Initialize flag in the status register.

750--FRONT-END DEVICES

06/19/86 .23.53.54.

CONN/COMMENTS

SOCKET	ADDRESS	TYPE	SUBSYS	PHONE	BAUD RATE	I/O PRD	ROUTE	TERMINAL	RESTRICTIONS
			PKT:			NOLOGIN	YES	CRT	
1	002	TTY	INT	-	AUTO	YES	YES		7/32 CONSOLE
2	030	PALLS	INT	-	AUTO		YES		A-00 OPERATOR TTY
3	0A0	CMUX	INT	-	4800				C-00 BIU HSTC00
4	0A2	CMUX	INT	-	4800				C-01 BIU HSTC01
5	0A4	CMUX	INT	-	4800				C-02 BIU HSTC02
6	0A6	CMUX	INT	-	4800				C-03 BIU HSTC03
7	0A8	CMUX	INT	-	4800				C-04 BIU HSTC04
8	0A8	CMUX	INT	-	4800				C-05 BIU HSTC05
9	0A8	CMUX	INT	-	4800				C-06 BIU HSTC06
10	0A8	CMUX	INT	-	4800				C-07 BAD
11	0B0	CMUX	INT	-	4800				C-09 BIU HSTC09
12	0B2	CMUX	INT	-	4800				C-08 BIU HSTC08
13	0B4	CMUX	INT	-	4800				C-11 BIU HSTC11
14	0B6	CMUX	INT	-	4800				C-10 BIU HSTC10
15	0B8	CMUX	INT	-	4800				C-13 BIU HSTC13
16	0B8	CMUX	INT	-	4800				C-12 BIU HSTC12 (Mod C07)
17	0B8	CMUX	INT	-	4800				C-15 BIU HSTC15
18	0C0	CMUX	INT	-	4800				C-16 BMPC 110-1
19	0C2	CMUX	INT	-	4800				C-17 BMPC 110-2
20	0C4	CMUX	INT	-	4800				C-18 BMPC 110-3
21	0C6	CMUX	INT	-	4800				C-19 BMPC 110-4
22	0C8	CMUX	INT	-	4800				C-20 BMPC 110-5
23	0CA	CMUX	INT	-	4800				C-21 BMPC 110-6
24	0CC	CMUX	INT	-	4800				C-22 BMPC 110-7
25	0CE	CMUX	INT	-	4800				C-23 BMPC 110-8
26	0D0	CMUX	INT	-	4800				C-24 BMPC 110-9
27	0D2	CMUX	INT	-	4800				C-25 BMPC 110-10
28	0D4	CMUX	INT	-	4800				C-26 BMPC 110-11
29	0D6	CMUX	INT	-	4800				C-27 BMPC 110-12
30	0D8	CMUX	INT	-	4800				C-28 BMPC 110-13
31	0DA	CMUX	INT	-	4800				C-29 BMPC 110-14
32	0DC	CMUX	INT	-	4800				C-30 BMPC 110-15
33	0DE	CMUX	INT	-	4800				C-31 BMPC 110-16
34	0E0	CMUX	INT	-	AUTO-4800				B-24 515-4
35	0E2	CMUX	INT	-	AUTO-4800				B-25 502-1
36	0E4	CMUX	INT	-	AUTO-4800				B-26 SPARE
37	0E6	CMUX	INT	-	AUTO-4800				B-27 SPARE
38	0E8	CMUX	INT	-	AUTO-4800				B-28 SPARE
39	0EA	CMUX	INT	-	AUTO-4800				B-29 SPARE
40	0EC	CMUX	INT	-	AUTO-4800				B-30 SPARE
41	0EE	CMUX	INT	-	AUTO-4800				B-31 SPARE
42	0F0	CMUX	INT	-	AUTO-4800				B-32 SPARE
43	0F2	CMUX	INT	-	AUTO-4800				B-33 SPARE
44	0F4	CMUX	INT	-	AUTO-4800				B-34 SPARE
45	0F6	CMUX	INT	-	AUTO-4800				B-35 SPARE
46	0F8	CMUX	INT	-	4800				B-36 BIU HSTB36
47	0FA	CMUX	INT	-	4800				B-37 BIU HSTB37
48	0FC	CMUX	INT	-	4800				B-38 BIU HSTB38
49	0FE	CMUX	INT	-	4800				B-39 BIU HSTB39
50	032	PALLS	INT	-	AUTO				A-01 353-8500 1A1
51	034	PALLS	INT	-	AUTO				A-02 353-8502 1A2
52	036	PALLS	INT	-	AUTO				A-03 353-8504 1A3
53	038	PALLS	INT	-	AUTO				A-04 353-8506 1A4
54	03A	PALLS	INT	-	AUTO				A-05 353-8508 1A5
55	03C	PALLS	INT	-	AUTO				A-06 353-8510 1A6
56	03E	PALLS	INT	-	AUTO				A-07 353-8512 1A7
57	040	PALLS	INT	-	AUTO				A-08 353-8514 1A8
58	042	PALLS	INT	-	AUTO				A-09 353-8516 1A9
59	044	PALLS	INT	-	AUTO				A-10 353-8518 1A10
60	046	PALLS	INT	-	AUTO				A-11 353-8520 1A11

(7-7,86)
 CC301B
 CC318
 CC309-1
 CC372
 CC270

FRONT-END DEVICES

SOCKET	ADDRESS	TYPE	SUBSYS	PHONE	BAUD RATE	I/O	ORD	ROUTE	TERMINAL	RESTRICTIONS	CONN/COMMENTS
61	048	PALLS	INT	353-8522	AUTO						A-12 353-8522 1A12
62	04C	PALLS	INT	353-8524	AUTO						A-13 353-8524 1A13
63	04E	PALLS	INT	353-8526	AUTO						A-14 353-8526 1A14
64		PALLS	INT	353-8528	AUTO						A-15 353-8528 1A15
65	050	PALLS	INT	353-8530	AUTO						A-16 353-8530 1A16
66	052	PALLS	INT	353-8532	AUTO						A-17 353-8532 1B1
67	054	PALLS	INT	353-8550	AUTO						A-18 353-8550 1B2
68	056	PALLS	INT	353-8552	AUTO						A-19 353-8552 1B3
69	058	PALLS	INT	353-8554	AUTO						A-20 353-8554 1B4
70	05A	PALLS	INT	353-8556	AUTO						A-21 353-8556 1B5
71	05C	PALLS	INT	353-8558	AUTO						A-22 353-8558 1B6
72	05E	PALLS	INT		AUTO-4800						A-23 SPARE
73	060	PALLS	INT	353-8562	AUTO						A-24 353-8562 1B8
74	062	PALLS	INT	353-8564	AUTO						A-25 353-8564 1B9
75	064	PALLS	INT	353-8566	AUTO						A-26 353-8566 1B10
76	066	PALLS	INT	353-8567	AUTO						A-27 353-8567 1B12
77	068	PALLS	INT	353-8570	AUTO						A-28 353-8570 2A1
78	06A	PALLS	INT	353-8572	AUTO						A-29 353-8572 2A5
79	06C	PALLS	INT	353-8574	AUTO						A-30 353-8574 2A9
80	06E	PALLS	INT	353-8576	AUTO						A-31 353-8576 2A13
81	070	PALLS	INT	353-8578	AUTO						B-00 353-8578 2B1
82	072	PALLS	INT	353-8580	AUTO						B-01 353-8580 2B5
83	074	PALLS	INT	353-8582	AUTO						B-02 353-8582 2B9
84	076	PALLS	INT	353-8584	AUTO						B-03 353-8584 2B13
85	078	PALLS	INT		AUTO-4800						B-04 SPARE
86	07A	PALLS	INT	353-8585	AUTO						B-05 353-8585 2B15
87	07C	PALLS	INT	353-8586	AUTO						B-06 353-8586 2C1
88	07E	PALLS	INT		AUTO						B-07 353-8586 2C1
89	080	PALLS	INT	353-8587	AUTO						B-08 353-8587 2C3
90	082	PALLS	INT	353-8588	AUTO						B-09 353-8588 2C5
91	084	PALLS	INT	353-8599	AUTO						B-10 353-8599 2D7
92	086	PALLS	INT		AUTO						B-11 SPARE
93	088	PALLS	INT		AUTO						B-12 508 DIGITIZER
94	08A	PALLS	INT		AUTO						B-13 508 DIGITIZER
95	08C	PALLS	INT		AUTO						B-14 508 DIGITIZER
96	08E	PALLS	INT	353-8560	AUTO-4800						B-15 SPARE
97	090	PALLS	INT	353-8594	AUTO						B-16 353-8594 2D9
98	092	PALLS	INT	353-8596	AUTO						B-17 BAD
99	094	PALLS	INT	353-8597	AUTO						B-18 353-8597 4B15
100	096	PALLS	INT		AUTO						B-19 353-8597 1B15
101	098	PALLS	INT	353-8598	AUTO						B-20 353-8598 1B16
102	09A	PALLS	INT	353-8595	AUTO						B-21 353-8595 2D11
103	09C	PALLS	INT	353-8568	AUTO						B-22 353-8568 1B13
104	09E	PALLS	INT	353-8569	AUTO						B-23 353-8569 1B14

105	1A0	CMUX	INT		AUTO-4800						G-00 208 TAPE LIB
106	1A2	CMUX	INT		AUTO-4800						G-01 110-17 (FRONT)
107	1A4	CMUX	INT		AUTO-4800						G-02 SPARE
108	1A6	CMUX	INT		AUTO-4800						G-03 515-2
109	1A8	CMUX	INT		9660						G-04 COMMENT PDP 11/70
110	1AA	CMUX	INT		AUTO-4800						G-05 AG ECON 306-1
111	1AC	CMUX	INT		AUTO-4800						G-06 CON 306-2
112	1AE	CMUX	INT		AUTO-4800						G-07 505-1

38560?

bad

38560?

FRONT-END DEVICES

06/19/86 . 23.53.54.

SOCKET	ADDRESS	TYPE	SUBSYS	PHONE	BAUD RATE	I/O DRD	ROUTE	TERMINAL	RESTRICTIONS	CONN/COMMENTS
			INT :			NOLOGIN	ITERM			
113	180	CMUX	INT	-	AUTO					G-09 BAD 3/24/82 TDC
114	182	CMUX	INT	-	AUTO-4800					G-08 SPARE
115	184	CMUX	INT	-	AUTO-4800					G-10 SPARE
116	186	CMUX	INT	353-8589	AUTO					G-11 353-8589 2C7
117	188	CMUX	INT	353-8590	AUTO					G-12 353-8590 2C9
118	18A	CMUX	INT	353-8591	AUTO					G-13 353-8591 2C14
119	18C	CMUX	INT	353-8592	AUTO					G-14 353-8592 2C15
120	18E	CMUX	INT	353-8593	AUTO					G-15 353-8593 2C15
121	1C0	CMUX	INT	-	4800					G-16 BIU HSTG16
122	1C2	CMUX	INT	-	4800					G-17 BIU HSTG17
123	1C4	CMUX	INT	-	4800					G-18 BIU HSTG18
124	1C6	CMUX	INT	-	4800					G-19 BIU HSTG19
125	1C8	CMUX	INT	-	4800					G-20 BIU HSTG20
126	1CA	CMUX	INT	-	4800					G-21 BIU HSTG21
127	1CC	CMUX	INT	-	4800					G-22 BIU HSTG22
128	1CE	CMUX	INT	-	4800					G-23 BIU HSTG23
129	130	PALLS	INT	-	AUTO					D-00 BUSY OUT SWITCH
130	132	PALLS	INT	353-8501	AUTO					D-01 353-8501 3A1
131	134	PALLS	INT	353-8503	AUTO					D-02 353-8503 3A3
132	136	PALLS	INT	353-8505	AUTO					D-03 353-8505 3A3
133	138	PALLS	INT	353-8507	AUTO					D-04 353-8507 3A4
134	13A	PALLS	INT	353-8509	AUTO					D-05 353-8509 3A5
135	13C	PALLS	INT	353-8511	AUTO					D-06 353-8511 3A6
136	13E	PALLS	INT	353-8513	AUTO					D-07 353-8513 3A7
137	140	PALLS	INT	-	AUTO					D-08 BAD
138	142	PALLS	INT	353-8517	AUTO					D-09 353-8517 3A9
139	144	PALLS	INT	-	AUTO					D-10 BAD
140	146	PALLS	INT	353-8521	AUTO					D-11 353-8521 3A11
141	148	PALLS	INT	353-8523	AUTO					D-12 353-8523 3A12
142	14A	PALLS	INT	353-8525	AUTO					D-13 353-8525 3A13
143	14C	PALLS	INT	353-8527	AUTO					D-14 353-8527 3A14
144	14E	PALLS	INT	353-8529	AUTO					D-15 353-8529 3A15
145	150	PALLS	INT	353-8531	AUTO					D-16 353-8531 3A16
146	152	PALLS	INT	353-8533	AUTO					D-17 353-8533 3B1
147	154	PALLS	INT	353-8535	AUTO					D-18 353-8535 3B2
148	156	PALLS	INT	353-8553	AUTO					D-19 353-8553 3B3
149	158	PALLS	INT	353-8555	AUTO					D-20 353-8555 3B4
150	15A	PALLS	INT	353-8557	AUTO					D-21 353-8557 3B5
151	15C	PALLS	INT	353-8559	AUTO					D-22 353-8559 3B6
152	15E	PALLS	INT	353-8561	AUTO					D-23 353-8561 3B7
153	160	PALLS	INT	353-8563	AUTO					D-24 353-8563 3B8
154	162	PALLS	INT	353-8565	AUTO					D-25 353-8565 3B8
155	164	PALLS	INT	353-8515	AUTO-4800					D-26 353-8515 3A8
156	166	PALLS	INT	-	AUTO					D-27 SPARE
157	168	PALLS	INT	353-8571	AUTO					E-00 353-8571 2A3
158	16A	PALLS	INT	353-8573	AUTO					E-01 353-8573 2A7
159	16C	PALLS	INT	353-8575	AUTO					E-02 353-8575 2A11
160	16E	PALLS	INT	353-8577	AUTO					E-03 353-8577 2A15
161	170	PALLS	INT	353-8579	AUTO					E-04 353-8579 2B3
162	172	PALLS	INT	353-8581	AUTO					E-05 353-8581 2B7
163	174	PALLS	INT	353-8583	AUTO					E-06 353-8583 2B11
164	176	PALLS	INT	-	AUTO					E-07 STATUS DISPLAY
165	178	PALLS	INT	353-8519	AUTO					E-08 353-8519 3A10
166	17A	PALLS	INT	-	AUTO					E-09 SPARE
167	17C	PALLS	INT	-	AUTO					E-10 SPARE
168	17E	PALLS	INT	-	AUTO					E-11 SPARE
169	180	PALLS	INT	-	AUTO					E-12 212-E4 PT10
170	182	PALLS	INT	-	AUTO					E-13 212-E3 PT9
171	184	PALLS	INT	-	AUTO					E-14 212-E2 PT8
172	186	PALLS	INT	-	AUTO					E-15 212-E1 PT7

*FRONT-END DEVICES

06/19/86 .23.53.54.

PAGE 4

SOCKET	ADDRESS	TYPE	SUBSYS	PHONE	BAUD RATE	I/O ORP	ROUTE	TERMINAL	RESTRICTIONS	CONN/COMMENTS
INT:			INT:			NOLOGIN	INTERM			
174	18A	PALLS	INT	-	AUTO					E-16 210-A9 PT2
175	18C	PALLS	INT	-	AUTO					E-17 210-A2 PT5
176	18E	PALLS	INT	-	AUTO					E-18 210-A1 PT4
177	190	PALLS	INT	-	AUTO					E-19 210-A7 PT6
178	192	PALLS	INT	-	AUTO					E-20 SPARE
179	194	PALLS	INT	-	AUTO					E-21 SPARE
180	196	PALLS	INT	-	AUTO					E-22 SPARE
181	19A	PALLS	INT	-	AUTO					E-23 SPARE
182	19C	PALLS	INT	-	AUTO					E-24 210-A10 PT3
183	19E	PALLS	INT	-	AUTO					E-25 210-A8 PT1
184	19E	PALLS	INT	-	AUTO					E-26 SPARE
185	1E6	PR96	PRT	-	AUTO	YES	YES			E-27 I/O TERMINAL
186	1E8	PR64	PRT	-	AUTO	80	B			PRINTER PAU80
187	1EA	PR64	PRT	-	AUTO	81	A			PRINTER PAU81
188	1EC	PR96	PRT	-	AUTO	82	C			PRINTER PAU82
188	1EC	PR96	PRT	-	AUTO	83				PRINTER PAU83

189	2E0	CMUX	INT	-	AUTO					F-08 ENG B04-1
190	2E2	CMUX	INT	-	AUTO					F-08 ENG B04-2
191	2E4	CMUX	INT	-	AUTO					F-08 ENG B04-3
192	2E6	CMUX	INT	-	AUTO					F-10 BUU HSTF10
193	2E8	CMUX	INT	-	4800					F-12 BUU HSTF12
194	2EA	CMUX	INT	-	4800					F-13 BUU HSTF13
195	2EC	CMUX	INT	-	4800					F-15 BUU HSTF15
196	2EE	CMUX	INT	-	4800					F-14 BUU HSTF14
197	2E0	CMUX	INT	-	4800					F-17 BUU HSTF17
198	2E2	CMUX	INT	-	4800					F-16 BUU HSTF16
199	2E4	CMUX	INT	-	4800					F-19 BUU HSTF19
200	2E6	CMUX	INT	-	4800					F-18 BUU HSTF18
201	2E8	CMUX	INT	-	4800					F-21 BUU HSTF21
202	2EA	CMUX	INT	-	4800					F-20 BUU HSTF20
203	2EC	CMUX	INT	-	4800					F-20 BUU HSTF20
204	2EE	CMUX	INT	-	4800					F-22 BUU HSTF22
205	2D0	CMUX	INT	-	4800					F-25 BUU HSTF25
206	2D2	CMUX	INT	-	4800					F-24 BUU HSTF24
207	2D4	CMUX	INT	-	4800					F-27 BUU HSTF27
208	2D6	CMUX	INT	-	4800					F-27 BUU HSTF27
209	2D8	CMUX	INT	-	4800					F-26 BUU HSTF26
210	2DA	CMUX	INT	-	AUTO					F-29 BUU HSTF29
211	2DC	CMUX	INT	-	4800					F-28 BAD
212	2DE	CMUX	INT	-	4800					F-31 BUU HSTF31
212	2DE	CMUX	INT	-	4800					F-30 BUU HSTF30

213	330	PALLS	INT	-	4800					I-00 212-A1
214	332	PALLS	INT	-	4800					I-00 212-A1
215	334	PALLS	INT	-	4800					I-02 212-A2
216	336	PALLS	INT	-	4800					I-03 212-A2
217	338	PALLS	INT	-	4800					I-03 212-A2
218	33A	PALLS	INT	-	4800					I-04 212-A5
219	33C	PALLS	INT	-	4800					I-05 212-A5
220	33E	PALLS	INT	-	4800					I-06 212-A7
221	340	PALLS	INT	-	4800					I-07 212-A8
222	342	PALLS	INT	-	4800					I-08 212-B1
223	344	PALLS	INT	-	4800					I-09 212-B2
224	346	PALLS	INT	-	4800					I-10 212-B3
225	348	PALLS	INT	-	4800					I-11 212-B4
226	34A	PALLS	INT	-	4800					I-12 212-B5
227	34C	PALLS	INT	-	4800					I-13 212-B6
228	34E	PALLS	INT	-	4800					I-14 212-B7
228	34E	PALLS	INT	-	4800					I-15 212-B8

PRINT- END DEVICES

06/19/86 . 23.53.54.

PAGE 5

SOCKET	ADDRESS	TYPE	SUBSYS	PHONE	BAUD RATE	I/O ORG	ROUTE	TERMINAL	RESTRICTIONS	CONN/COMMENTS
229	350	PALLS	INT	-	4800					I-16 212-C1
230	352	PALLS	INT	-	4800					I-17 212-C2
231	354	PALLS	INT	-	4800					I-18 212-C3
232	356	PALLS	INT	-	4800					I-19 212-C4
233	358	PALLS	INT	-	4800					I-20 212-C5
234	360	PALLS	INT	-	4800					I-21 212-C6
235	362	PALLS	INT	-	4800					I-22 212-C7
236	364	PALLS	INT	-	4800					I-23 212-C8
237	340	CMUX	INT	-	4800					H-00 212-E5 HANDICAP
238	342	CMUX	INT	-	4800					H-01 212-E6
239	344	CMUX	INT	-	4800					H-02 212-E7
240	346	CMUX	INT	-	4800					H-03 212-E8
241	348	CMUX	INT	-	4800					H-04 212-D1
242	34A	CMUX	INT	-	4800					H-05 212-D6
243	34C	CMUX	INT	-	4800					H-06 212-D7
244	34E	CMUX	INT	-	4800					H-07 BAD
245	3B0	CMUX	INT	-	4800					H-08 BAD
246	3B2	CMUX	INT	-	4800					H-09 212-D2
247	3B4	CMUX	INT	-	4800					H-10 212-D3
248	3B6	CMUX	INT	-	4800					H-11 212-D4
249	3B8	CMUX	INT	-	4800					H-12 SPARE
250	3BA	CMUX	INT	-	4800					H-13 SPARE
251	3BC	CMUX	INT	-	4800					H-14 SPARE
252	3BE	CMUX	INT	-	4800					H-15 SPARE
253	3C0	CMUX	INT	-	4800					I-35 BU HST124
254	3C2	CMUX	INT	-	4800					I-36 BU HST125
255	3C4	CMUX	INT	-	4800					I-37 BU HST126
256	3C6	CMUX	INT	-	4800					I-38 BU HST127
257	3C8	CMUX	INT	-	4800					I-39 BU HST128
258	3CA	CMUX	INT	-	4800					I-40 BU HST129
259	3CC	CMUX	INT	-	4800					I-41 BU HST130
260	3CE	CMUX	INT	-	4800					I-42 BU HST131
261	3D0	CMUX	INT	-	4800					J-00 BU HST100
262	3D2	CMUX	INT	-	4800					J-01 BU HST101
263	3D4	CMUX	INT	-	4800					J-02 BU HST102
264	3D6	CMUX	INT	-	4800					J-03 BU HST103
265	3D8	CMUX	INT	-	4800					J-04 BU HST104
266	3DA	CMUX	INT	-	4800					J-05 BU HST105
267	3DC	CMUX	INT	-	4800					J-06 BU HST106
268	3DE	CMUX	INT	-	4800					J-07 BU HST107
269	3E0	CMUX	INT	-	4800					J-08 BU HST108
270	3E2	CMUX	INT	-	4800					J-09 BU HST109
271	3E4	CMUX	INT	-	4800					J-10 BU HST110
272	3E6	CMUX	INT	-	4800					J-11 BU HST111
273	3E8	CMUX	INT	-	4800					J-12 BU HST112
274	3EA	CMUX	INT	-	4800					J-13 BU HST113
275	3EC	CMUX	INT	-	4800					J-14 BU HST114
276	3EE	CMUX	INT	-	4800					J-15 BU HST115

CONN/COMMENTS

AGENT- END DEVICES	SOCKET	ADDRESS	TYPE	SUBSYS	PHONE	BAUD RATE	I/O ORG	ROUTE	TERMINAL	RESTRICTIONS
				DBT INT		AUTO	NOLOGIN	YOTERM	CRT	
	1	002	TTY	INT	-	AUTO	YES	YES		7/32 CONSOLE
	2	0A0	CMUX	INT	-	AUTO				F-01 OPERATOR TTY
	3	0A2	CMUX	INT	-	4800				F-00 BIU HSTF00(M85)
	4	0A4	CMUX	INT	-	4800				F-03 BIU HSTF03(M85)
	5	0A6	CMUX	INT	-	4800				F-02 BIU HSTF02(M85)
	6	0A8	CMUX	INT	-	4800				F-05 BIU HSTF05(M85)
	7	0AA	CMUX	INT	-	AUTO				F-06 BIU HSTF06(M85)
	8	0AC	CMUX	INT	-	AUTO				F-07 353-0869 1C7

	9	006	BUS C	INT	-	AUTO				F-09 ENG 504-1
	10	0B0	CMUX	INT	-	AUTO-4800				F-08 SYS 301-4
	11	0B2	CMUX	INT	-	4800				F-11 BIU HSTF11
	12	0B4	CMUX	INT	-	4800				F-10 BIU HSTF10
	13	0B6	CMUX	INT	-	4800				F-13 BIU HSTF13
	14	0B8	CMUX	INT	-	4800				F-12 BIU HSTF12
	15	0BA	CMUX	INT	-	4800				F-14 BIU HSTF14
	16	0BC	CMUX	INT	-	4800				F-17 BIU HSTF17
	17	0CC	CMUX	INT	-	4800				F-16 BIU HSTF16
	18	0CC	CMUX	INT	-	4800				F-19 BIU HSTF19
	19	0CC	CMUX	INT	-	4800				F-18 BIU HSTF18
	20	0CC	CMUX	INT	-	4800				F-21 BIU HSTF21
	21	0CA	CMUX	INT	-	4800				F-30 BIU HSTF30
	22	0CC	CMUX	INT	-	4800				F-33 BIU HSTF33
	23	0CE	CMUX	INT	-	4800				F-32 BIU HSTF32
	24	0CE	CMUX	INT	-	4800				F-33 BIU HSTF33
	25	0D0	CMUX	INT	-	4800				F-35 BIU HSTF35
	26	0D2	CMUX	INT	-	4800				F-34 BIU HSTF34
	27	0D4	CMUX	INT	-	4800				F-37 BIU HSTF37
	28	0D6	CMUX	INT	-	4800				F-36 BIU HSTF36
	29	0D8	CMUX	INT	-	4800				F-39 BIU HSTF39
	30	0DA	CMUX	INT	-	AUTO				F-31 BIU HSTF31
	31	0DE	CMUX	INT	-	4800				F-30 BIU HSTF30
	32	0DE	CMUX	INT	-	4800				F-30 BIU HSTF30

	009	BUS D								
	33	130	PALLS	INT	-	4800				I-00 212-A1
	34	132	PALLS	INT	-	4800				I-01 212-A2
	35	134	PALLS	INT	-	4800				I-02 212-A3
	36	136	PALLS	INT	-	4800				I-03 212-A4
	37	138	PALLS	INT	-	4800				I-04 212-A5
	38	13A	PALLS	INT	-	4800				I-05 212-A6
	39	13C	PALLS	INT	-	4800				I-06 212-A7
	40	13E	PALLS	INT	-	4800				I-07 212-A8
	41	140	PALLS	INT	-	4800				I-08 212-B1
	42	142	PALLS	INT	-	4800				I-09 212-B3
	43	144	PALLS	INT	-	4800				I-10 212-B3
	44	146	PALLS	INT	-	4800				I-11 212-B4
	45	148	PALLS	INT	-	4800				I-12 212-B5
	46	14A	PALLS	INT	-	4800				I-13 212-B5
	47	14C	PALLS	INT	-	4800				I-14 212-B7
	48	14E	PALLS	INT	-	4800				I-15 212-B8
	49	150	PALLS	INT	-	4800				I-16 212-C1
	50	152	PALLS	INT	-	4800				I-17 212-C1
	51	154	PALLS	INT	-	4800				I-18 212-C3
	52	156	PALLS	INT	-	4800				I-19 212-C4
	53	158	PALLS	INT	-	4800				I-20 212-C5
	54	15A	PALLS	INT	-	4800				I-21 212-C6
	55	15C	PALLS	INT	-	4800				I-22 212-C7
	56	15E	PALLS	INT	-	4800				I-23 212-C8


A BIU was a "Bus Interface Unit" that provided remote serial links (via X.25) over the campus network. /mrr December 2003

FRONT-END DEVICES


SOCKET	ADDRESS	TYPE	SUBSYS	PHONE	BAUD RATE	I/O ORD	ROUTE	TERMINAL	RESTRICTIONS	CONN/COMMENTS
57	1A0	CMUX	INT	-	4800					H-00 212-E5 HANDICAP
58	1A2	CMUX	INT	-	4800					H-01 212-E6
59	1A4	CMUX	INT	-	4800					H-02 212-E7
60	1A6	CMUX	INT	-	4800					H-03 212-E8
61	1A8	CMUX	INT	-	4800					H-04 212-D1
62	1AA	CMUX	INT	-	4800					H-05 212-D6
63	1AC	CMUX	INT	-	4800					H-06 212-D7
64	1AE	CMUX	INT	-	4800					H-07 BAD
65	1B0	CMUX	INT	-	4800					H-08 BAD-D2
66	1B2	CMUX	INT	-	4800					H-09 212-D3
67	1B4	CMUX	INT	-	4800					H-10 212-D4
68	1B6	CMUX	INT	-	4800					H-11 SPARE
69	1B8	CMUX	INT	-	4800					H-12 SPARE
70	1BA	CMUX	INT	-	4800					H-13 SPARE
71	1BC	CMUX	INT	-	4800					H-14 SPARE
72	1BE	CMUX	INT	-	4800					H-15 SPARE
73	1C0	CMUX	INT	-	4800					I-24 BIU HST124
74	1C2	CMUX	INT	-	4800					I-25 BIU HST125
75	1C4	CMUX	INT	-	4800					I-26 BIU HST126
76	1C6	CMUX	INT	-	4800					I-27 BIU HST127
77	1C8	CMUX	INT	-	4800					I-28 BIU HST128
78	1CA	CMUX	INT	-	4800					I-29 BIU HST129
79	1CB	CMUX	INT	-	4800					I-30 BIU HST130
80	1CC	CMUX	INT	-	4800					I-31 BIU HST131
81	1D0	CMUX	INT	-	4800					J-00 BIU HST100
82	1D2	CMUX	INT	-	4800					J-01 BIU HST101
83	1D4	CMUX	INT	-	4800					J-02 BIU HST102
84	1D6	CMUX	INT	-	4800					J-03 BIU HST103
85	1D8	CMUX	INT	-	4800					J-04 BIU HST104
86	1DA	CMUX	INT	-	4800					J-05 BIU HST105
87	1DC	CMUX	INT	-	4800					J-06 BIU HST106
88	1DE	CMUX	INT	-	4800					J-07 BIU HST107
89	1E0	CMUX	INT	-	4800					J-08 BIU HST108
90	1E2	CMUX	INT	-	4800					J-09 BIU HST109
91	1E4	CMUX	INT	-	4800					J-10 BIU HST110
92	1E6	CMUX	INT	-	4800					J-11 BIU HST111
93	1E8	CMUX	INT	-	4800					J-12 BIU HST112
94	1EA	CMUX	INT	-	4800					J-13 BIU HST113
95	1EC	CMUX	INT	-	4800					J-14 BIU HST114
96	1EE	CMUX	INT	-	4800					J-15 BIU HST115

06/19/86 .23.53.54.


7/32 Front-End (A)




MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — M65 - 1 INITIAL




MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
TITLE — M65-2 SELECT



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
TITLE— M65-3 ACTIVE



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
TITLE— M65-4 FCN



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — M65-5 WAIT EMPTY

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — M65-7

$$K_a = B.C. (\overline{DCN-IN+ST-65} \cdot \overline{OUT-MODE+ST-65} \cdot \overline{OUT-32})$$

$$J_a = B.C. (\overline{FCN-IN} \cdot \overline{DCN-IN} \cdot \overline{ACTIVE-IN}) + B.C. (\overline{CRD3})$$

$$K_b = \overline{A}.B. (\overline{FCN-IN} \cdot \overline{EQUIP}) - A.C. (\overline{DCN-IN} \cdot \overline{ST-65+DCN-IN} \cdot \overline{OUT-MODE} \cdot \overline{OUT-32}) + A.C$$

$$J_b = \overline{A}.C. (\overline{FCN-IN} \cdot \overline{EQUIP}) + A.C. (\overline{EMPTY-IN+DCN-IN})$$

$$K_c = \overline{A}.B. (\overline{FCN-IN+EQUIP}) + \overline{A}.B. (\overline{FCN-IN} \cdot \overline{EQUIP} \cdot \overline{DCN-IN})$$

$$J_c = \overline{A}.B. (\overline{FCN-IN+EMPTY-IN}) + \overline{A}.B. (\overline{CRD3})$$


7

OUTPUT-65	OUT-32		ST-65	
	MODMODE	MODE	CRD11	CRD11
	OUTPUT-32	OUTPUT-32		
0	4 *	2 *	IP	
1	5	3	PF	PF
2	6	4	IN-MODE	ST-32
3	7	5	OUT-MODE	WRW
4	8	6	SP0	DCN-65
5	9	7	SP1	RT
6	10	10	SP2	ACK2
7	11	11	SP3	ACK
8	12	12	SP4	OUT-32
9	13	13	SP5	IN-65
10	14	14	SP6	MODE2
11	15	15	SP7	MODE

* = 0 IF HW - 1



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE: _____

7



TEST 2 = IN-MODE IN-65 ST-32
 TEST 3 = TEST2 DRC

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — M32-1 DR





$$TEST\ 1 = IRW \cdot RT \cdot (IN-MODE \cdot (IN-65 + DCN-65) + OUT-MODE \cdot (OUT-32 + DCN-65))$$

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE — M32-2 ATN



$TEST\ 4 = (\overline{OUT-32} \cdot \overline{OUT-MODE}) \cdot DAC$

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — M32-3 DA

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
TITLE: _____

//

1. OUTPUTS FROM BACKPLACE

- SR - STATUS REQUEST
- DR - DATA REQUEST
- CMD - ~~CONTROL~~
- DA - DATA AVAILABLE
- ADRS - ADDRESS
- RACK - ~~ACKNOWLEDGE~~
- CL07 - POWER FAIL
- SCLRO - POWER UP

2. INPUTS TO THE BACKPLACE

- ATN - ATTENTION
- SYN - SYNC
- HW - HALFWORD MODE


//

	<u>SRI</u>	DR ST-32	DR TEST MODE	DR TEST2	<u>ACK</u>	<u>ACK2</u>	<u>DR2</u>
D00	0		0	0	0	0	0
D01	0		0	0	0	0	0
D02	0		CRD0	0			} IF HW-0 ALL 0
D03	0		CRD1	0			
D04	0		CRD2	CRD0			
D05	0		CRD3	CRD1			
D06	0		CRD4	CRD2			
D07	0		CRD5	CRD3	0	0	
D08	IS0		0	CRD4	DA0	DA0	
D09	IS1		0	CRD5	DA1	DA1	SP1
D10	IS2		CRD6	CRD6	DA2	DA2	SP2
D11	IS3		CRD7	CRD7	DA3	DA3	SP3
D12	BSY		CRD8	CRD8	DA4	DA4	SP4
D13	EX		CRD9	CRD9	DA5	DA5	SP5
D14	EOM		CRD10	CRD10	DA6	DA6	SP6
D15	BT	ST15	CRD11	CRD11	0	1	SP7

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

TITLE: _____



X = I-ENABLE MUX-65 FOR STATUS
 Y = I-ENABLE MUX-65 FOR DATA

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — MUX-65

14

SR STATUS BITS

BIT	
0	ACN-IN
1	IN-65
2	OUT-32
3	IP
4	IN-MODE. IN-65+OUT-MODE. OUT-32
5	RT
6	—
7	DCN-65. (IN-MODE. IN-65+OUT-MODE)

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
TITLE — COMMAND-1


14

COMMAND BITS


BIT	FUNCTION
D08	—
D09	SET DCN-OUT
D10	STATUS
D11	IN-MODE
D12	OUT-MODE
D13	RT
D14	MODE2
D15	MODE

} BOTH=1, IGNORE
REMMINDER OF COMMAND.

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
TITLE — COMMAND-2




MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — COMMAND - 3



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY


FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — COMMAND - 4



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE — *CMD2*



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — MINI-1

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE: _____

20

20

- | | |
|--|---------|
| | OUT-MUX |
| 1. DCN-65 (6500SETDCN) | Y |
| 2. SET BY: $\bar{A}(65).B(65).C(65).(\overline{FCN-IN}.DCN-IN.ST-65.(IN-MODE+OUT-MODE))$ | |
| CLEARED BY: COMMAND | |
| 2. ST-65 | N |
| SET BY: $\bar{A}(65).B(65).C(65).(\overline{CRD3.CRD4})$ | |
| CLEARED BY: $\bar{A}(65).B(65).C(65).(\overline{FCN-IN}.DCN-IN.ST-65)$ | |
| 3. IP | Y |
| SET BY: $\bar{A}(65).B(65).C(65).(\overline{CRD3.CRD4})$ | |
| CLEARED BY: DR3.BAR. $(\overline{DR2C})$ | |
| 4. EMPTYOUT | N |
| SET BY: $A(65).B(65).C(65).(\overline{DCN-IN}.ST-65.IN-MODE.FULL-IN.IN-65)$ | |
| CLEARED BY: | |
| 5. EMPTYOUT | N |
| SET BY: $A(65).B(65).C(65).(\overline{DCN-IN}.ST-65+OUT-MODE.OUT-32)$ | |
| CLEARED BY: | |
| 6. IN-65 | YY |
| SET BY: $A(65)B(65)C(65).(\overline{DCN-IN}.ST-65.IN-MODE.FULL-IN)$ | |
| CLEARED BY: DR BAR. (\overline{DRC}) | |
| 7. OUT-32 | Y |
| SET BY: DA BAR. (\overline{DAC}) | |
| CLEARED BY: $A(65)B(65)C(65),(\overline{DCN-IN}.ST-65.OUT-MODE)$ | |
| 8. DCN-OUT | N |
| SET BY: $\bar{A}(65).B(65).C(65).(\overline{CRD3}.\overline{CRD4-IP})+COMMAND(D09)$ | |
| CLEARED BY: | |
| 9. IRW | Y |
| SET BY: ACK BAR. (\overline{ACKC}) | |
| CLEARED BY: DA BAR. $(\overline{DAC})+DR BAR.(\overline{DRC})$ | |

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE: _____

21

	OUT-MUX
10. MODE SET BY: COMMAND. (D15. (D11. D12)) CLEARED BY: COMMAND. (D15. (D11. D12))	Y
11. MODE2 SET BY: COMMAND. (D14. (D11. D12)) CLEARED BY: COMMAND. (D14. (D11. D12))	Y
12. RT SET BY: COMMAND. (D13. (D11. D12)) CLEARED BY: COMMAND. (D13. (D11. D12))	Y
13. OUT-MODE SET BY: COMMAND. (D12. D11) CLEARED BY: COMMAND. (D12)	Y
14. IN-MODE SET BY: COMMAND. (D11. D12) CLEARED BY: COMMAND. (D11)	Y
15. ST-32 SET BY: COMMAND. (D10) CLEARED BY: COMMAND. (D10)	Y
16. PF SET BY: CLR07 CLEARED BY: CLEAR	Y

21

22

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

TITLE: _____

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

ACTIVE = S(111) = \overline{ABC}

$K_a = ABC.DCN-IN + ABC.DCN-IN.ST-65.(OUT-MODE + OUT-32)$

$K_A = ABC.DCN-IN.ST-65 + ABC.DCN-IN.ST-65.OUT-MODE.OUT-32$

MUX 65-ST = $ABC.DCN-IN.ST-65$

FULL-OUT = $ABC.DCN-IN.ST-65 + ABC.DCN-IN.ST-65.OUT-MODE.OUT-32$

INPUT-65 = $ABC.DCN-IN.ST-65.IN-MODE.FULL-IN.IN-65$

IN-65 = $ABC.DCN-IN.ST-65.IN-MODE.FULL-IN.IN-65$

EMPTY-OUT = $ABC.DCN-IN.ST-65.IN-MODE.FULL-IN.IN-65$

CLEARED CRD = $ABC.DCN-IN.ST-65.IN-MODE.FULL-IN.IN-65$

CLEARED FULLIN = $ABC.DCN-IN.ST-65.IN-MODE.FULL-IN.IN-65$

CLEARED OUT-32 = $ABC.DCN-IN.ST-65.OUT-MODE.OUT-32$

FCN = S(010) = \overline{ABC}

$J_a = \overline{ABC}.CRD3$

$ST-65 = \overline{ABC}.CRD3.CRD4$

$DCN-OUT = \overline{ABC}.CRD3.CRD4 + \overline{ABC}.CRD3.CRD4.IP$

$CLEAR OPEN-IN = \overline{ABC}.CRD3.CRD4$

$J_c = \overline{ABC}.CRD3$

$IP = \overline{ABC}.CRD3.CRD4.IP$

$CLEAR CR-ALL = \overline{ABC}.CRD3.CRD4.IP$

$SP-BITS = \overline{ABC}.CRD3.CRD4.IP$

WAIT EMPTY = S(101) = \overline{ABC}

$J_b = (\overline{ABC}.EMPTY-IN) + (\overline{ABC}.DCN-IN)$

CLEAR EMPTY-IN = $\overline{ABC}.EMPTY-IN$

22

INITIAL = S(000) = \overline{ABC}

Ja = $\overline{ABC}(\overline{FCN-IN+FULL-IN+DCN-IN+ACTIVE+EMPTY}) = INITIALS$

INITIALS = S(001) = \overline{ABC}

~~CLEAR CR-ALL~~ = $\overline{ABC}(\overline{FCN-IN+EQUIP})$

Jb = $\overline{ABC}(\overline{FCN-IN+EQUIP}) = INITIALS$

Kc = $\overline{ABC}(\overline{FCN-IN+EQUIP}) = INITIALS$

SELECT = S(011) = \overline{ABC}

CLEAR CR-ALL = $\overline{ABC}(\overline{DCN-IN+(EQUIP.FCN-IN+FCN-IN)})$

CLEAR ST-65 = $\overline{ABC}(\overline{FCN-IN+DCN-IN})$

DCN-65 = $\overline{ABC}(\overline{FCN-IN+DCN-IN+ACT-65-(IN-MODE+OUT-MODE)})$


Ja = $\overline{ABC}(\overline{FCN-IN+DCN-IN+ACTIVE-IN})$

Ka = $\overline{ABC}(\overline{FCN-IN+EQUIP})$

Kc = $\overline{ABC}(\overline{FCN-IN+EQUIP+DCN-IN}) = SELECTU$


MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
TITLE: _____

8011 - 5V748
 8012 - 5V748
 8013 - 5V748
 8014 - 5V748
 8015 - 5V748
 8016 - 5V748
 8017 - 5V748
 8018 - 5V748
 8019 - 5V748
 8020 - 5V748
 8021 - 5V748
 8022 - 5V748
 8023 - 5V748
 8024 - 5V748
 8025 - 5V748
 8026 - 5V748
 8027 - 5V748
 8028 - 5V748
 8029 - 5V748
 8030 - 5V748
 8031 - 5V748
 8032 - 5V748
 8033 - 5V748
 8034 - 5V748
 8035 - 5V748
 8036 - 5V748
 8037 - 5V748
 8038 - 5V748
 8039 - 5V748
 8040 - 5V748
 8041 - 5V748
 8042 - 5V748
 8043 - 5V748
 8044 - 5V748
 8045 - 5V748
 8046 - 5V748
 8047 - 5V748
 8048 - 5V748
 8049 - 5V748
 8050 - 5V748
 8051 - 5V748
 8052 - 5V748
 8053 - 5V748
 8054 - 5V748
 8055 - 5V748
 8056 - 5V748
 8057 - 5V748
 8058 - 5V748
 8059 - 5V748
 8060 - 5V748
 8061 - 5V748
 8062 - 5V748
 8063 - 5V748
 8064 - 5V748
 8065 - 5V748
 8066 - 5V748
 8067 - 5V748
 8068 - 5V748
 8069 - 5V748
 8070 - 5V748
 8071 - 5V748
 8072 - 5V748
 8073 - 5V748
 8074 - 5V748
 8075 - 5V748
 8076 - 5V748
 8077 - 5V748
 8078 - 5V748
 8079 - 5V748
 8080 - 5V748
 8081 - 5V748
 8082 - 5V748
 8083 - 5V748
 8084 - 5V748
 8085 - 5V748
 8086 - 5V748
 8087 - 5V748
 8088 - 5V748
 8089 - 5V748
 8090 - 5V748
 8091 - 5V748
 8092 - 5V748
 8093 - 5V748
 8094 - 5V748
 8095 - 5V748
 8096 - 5V748
 8097 - 5V748
 8098 - 5V748
 8099 - 5V748
 8100 - 5V748




7/32 Front-End (A)

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 PREPARED BY: [Signature] CHECKED BY: [Signature] APPROVED BY: [Signature] DATE: [Date]
 TITLE — ESELCH BUS INPUT




- ITX - SN 74804
- N3XX - SN 74810
- M98M - SN 74803
- XP2X - SN 74806
- A3XX - SN 74811
- N2XX - SN 74590
- A2XX - SN 7408
- BDXX - SN 7455
- M40Y - SN 74522
- NSXX - SN 74530
- 4C-2
- 4C-3
- 4C-4
- 4C-5
- 4C-6
- 4C-7
- 4C-8
- 4C-9
- 4C-10
- 4C-11
- 4C-12
- 4C-13
- 4C-14
- 4C-15
- 4C-16
- 4C-17
- 4C-18
- 4C-19
- 4C-20
- 4C-21
- 4C-22
- 4C-23
- 4C-24
- 4C-25
- 4C-26
- 4C-27
- 4C-28
- 4C-29
- 4C-30
- 4C-31
- 4C-32
- 4C-33
- 4C-34
- 4C-35
- 4C-36
- 4C-37
- 4C-38
- 4C-39
- 4C-40
- 4C-41
- 4C-42
- 4C-43
- 4C-44
- 4C-45
- 4C-46
- 4C-47
- 4C-48
- 4C-49
- 4C-50
- 4C-51
- 4C-52
- 4C-53
- 4C-54
- 4C-55
- 4C-56
- 4C-57
- 4C-58
- 4C-59
- 4C-60
- 4C-61
- 4C-62
- 4C-63
- 4C-64
- 4C-65
- 4C-66
- 4C-67
- 4C-68
- 4C-69
- 4C-70
- 4C-71
- 4C-72
- 4C-73
- 4C-74
- 4C-75
- 4C-76
- 4C-77
- 4C-78
- 4C-79
- 4C-80
- 4C-81
- 4C-82
- 4C-83
- 4C-84
- 4C-85
- 4C-86
- 4C-87
- 4C-88
- 4C-89
- 4C-90
- 4C-91
- 4C-92
- 4C-93
- 4C-94
- 4C-95
- 4C-96
- 4C-97
- 4C-98
- 4C-99
- 4C-100



ENOX - INT414T MIXI-SINT45T IIX SINT406 NEXI-SINT422
 NEXI-SINT430 MAXI-SINT435 NEXI-SINT430Z GAX-SINT430B
 INT407-65 - SINT4314


FULL OUT (7) FULL OUT (D)

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: BY: CHECKED: APPROVED: DATE:
 TITLE — OUTPUT / OUTPUT - 65




TO INMUX


RG06 - 5M74S174



MICHIGAN STATE UNIVERSITY - COMPUTER LABORATORY
 FOR BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE - RCVR & CRD - SR




INPUT - 65



REG 11 - SN 74S174





7ms 5 6 cmo
44




SN 74 S 114
SN 74 H 78
SN 74 B 08
SN 74 S 00
SN 74 S 02
SN 74 S 08

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 PREP BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE: COMMAND


- FX --- SN 74140B
- IZX --- SN 74150A
- AXX --- SN 74149B
- MXK --- SN 74149B
- MXL --- SN 74149B
- MXR --- SN 74149B
- MXS --- SN 74149B
- MXT --- SN 74149B
- MXU --- SN 74149B
- MXV --- SN 74149B
- MXW --- SN 74149B
- MXX --- SN 74149B
- MXY --- SN 74149B
- MXZ --- SN 74149B





ILL
 SN741504
 SN741500
 SN741507
 ALLEN AVIONICS 50A
 ALLEN AVIONICS 40A
 220 Ω

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY
 FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____
 TITLE — SLOT MACHINE



7/32 FRONT-END
(B)?

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE—

OUTPUT H = (OUTPUT A ↓ STATUS) ↓ OUTPUT
 OUTPUT A = $\overline{\text{READ}} \downarrow \overline{\text{DOUTLOC}}$
 OUTPUT B = $\overline{\text{ACTIVE}} \downarrow \overline{\text{EMPTY}}$
 OUTPUT C = ERROR ↓ MODE
 OUTPUT D = OUTPUT A ↑ OUTPUT B
 JOUTPUT = ACTIVE · EMPTY · READ · DOUTLOC
 = (ERROR + MODE)
 = OUTPUT D ↓ OUTPUT C
 OUTPUT E = OUTPUT D ↓ OUTPUT
 OUTPUT F = $\overline{\text{OUTPUT}} \downarrow \text{ERROR}$
 OUTPUT G = OUTPUT B ↓ OUTPUT F
 KDOUTLOC = ACTIVE · EMPTY · READ · DOUTLOC
 = $\overline{\text{OUTPUT}} \cdot (\overline{\text{ERROR}} + \overline{\text{MODE}})$
 + OUTPUT · ACTIVE · EMPTY
 · ERROR
 = (OUTPUT C ↑ OUTPUT E) ↑ OUTPUT G
 GATEMUXOUT = $\overline{\text{OUTPUT}} \cdot \text{ACTIVE} \cdot \text{EMPTY} \cdot (\text{STATUS}$
 + READ · DOUTLOC) + OUTPUT · ACTIVE
 · EMPTY · $\overline{\text{ERROR}}$
 = (OUTPUT B ↑ OUTPUT H) ↑ OUTPUT G
 FULLOUT = GATEMUXOUT
 KOUTPUT = ACTIVE ↑ $\overline{\text{EMPTY}}$
 MUXOUTLOW = $\overline{\text{OUTPUT}} \cdot \text{ACTIVE} \cdot \text{EMPTY} \cdot \overline{\text{ERROR}}$
 = $\overline{\text{OUTPUTG}}$
 DCNOUTA = $\overline{\text{ACTIVE}} \cdot \overline{\text{EMPTY}} \cdot \overline{\text{ERROR}} \cdot \overline{\text{OUTPUT}}$
 OUTPUT B ↑ OUTPUT ↑ ERROR
 SETDCNIN = DCNOUT

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE: _____



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE: _____

$\cdot \text{WRITE E} = \overline{\text{WRITE A}} \uparrow \overline{\text{WRITE B}}$
 $\text{WRITE C} = \overline{\text{WRITE A}} \downarrow \overline{\text{WRITE B}}$
 $\text{WRITE D} = \overline{\text{LDPROGLOC}} \uparrow \text{MODE}$
 $\text{JWRITE A} = \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}} \cdot \overline{\text{LDPROGLOC}}$
 $\quad \quad \quad \cdot \text{MODE}$
 $\quad \quad \quad = \overline{\text{WRITE C}} \uparrow \text{WRITE D}$
 $\text{KWRITE A} = \overline{\text{WRITE B}}$
 $\text{JWRITE B} = \overline{\text{WRITE A}} \cdot \text{ACTIVE} \cdot \text{FULL}$
 $\quad \quad \quad \cdot \text{DINLOC} \cdot (\overline{\text{WRITE LOC}} \downarrow$
 $\quad \quad \quad \text{LDPROGLOC})$
 $\quad \quad \quad = \overline{\text{WRITE A}} \downarrow \overline{\text{ACTIVE}} \downarrow \overline{\text{FULL}} \downarrow$
 $\quad \quad \quad \overline{\text{DINLOC}} \downarrow (\overline{\text{WRITE LOC}} \downarrow \overline{\text{LDPROGLOC}})$
 $\text{GINMUXALL} = \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}} \cdot (\overline{\text{MODE}} + \overline{\text{LDPROGLOC}})$
 $\quad \quad \quad = \overline{\text{WRITE C}} \uparrow \text{WRITE D}$
 $\text{KWRITE B} = \text{GINMUXALL} + \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}}$
 $\quad \quad \quad \cdot (\overline{\text{DCNIN}} + \text{FULL})$
 $\quad \quad \quad = \text{GINMUXALL} \uparrow (\overline{\text{WRITE A}} \uparrow (\overline{\text{DCNIN}} \uparrow \overline{\text{FULL}}))$
 $\text{EMPTYOUT} = \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}} + \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}}$
 $\quad \quad \quad = \overline{\text{WRITE C}} \uparrow \text{WRITE E}$
 $\text{JDINLOC} = \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}} \cdot (\overline{\text{MODE}} + \overline{\text{LDPROGLOC}})$
 $\quad \quad \quad + \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}}$
 $\quad \quad \quad = \text{GINMUXALL} \uparrow \text{WRITE E}$
 $\text{GINMUXUP} = \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}} \cdot (\overline{\text{MODE}} \cdot \overline{\text{LDPROGLOC}})$
 $\quad \quad \quad = \text{JWRITE A}$
 $\text{CLHREG} = \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}} \cdot \overline{\text{DCNIN}}$
 $\quad \quad \quad = \overline{\text{WRITE A}} \uparrow \overline{\text{WRITE B}} \uparrow \overline{\text{DCNIN}}$
 $\text{GINMUXLW} = \overline{\text{WRITE A}} \cdot \overline{\text{WRITE B}} = \overline{\text{WRITE E}}$

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: BY: CHECKED: APPROVED: DATE:


TITLE



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE: _____



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE: _____



TEST2 = $\overline{\text{WRITEA}} \cdot \overline{\text{WRITEB}} \cdot \overline{\text{DINLOC}} \cdot \overline{\text{DINRM}} + \text{WRITEROR}$

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE: _____

STOPED = MEMCONT ↓ STOPMEM
 RDERROR = NONEXISTM ↑ (STOPMEM ↓
 MEMCONT) ↑ (READRM ↓ DOUTRM)
 JMEMCONT = (NONEXISTM ↑ (STOPMEM ↓
 MEMCONT)) ↓ ((READRM ↓
 DOUTRM) ↓ (WRITERM ↓ DINRM))
 MEMGO = JMEMCONT ↓ CKIDONS
 CLCMDRB = MEMCONTC ↓ READSET ↓
 (READRM ↓ DOUTRM)
 MEMCONTC = MEMCONT ↑ MEMDONE
 MEMDONE = REQFF ↓ SELI
 KMEMCONT = MEMCONT ↓ ((READRM ↓
 DOUTRM) ↓ (WRITERM ↓
 DINRM) ↓ (READRM ↓ WRITERM))
 CLCMDRMB = (MEMCONTC ↓ WRITERM ↓
 DINRM)

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE: _____



TEST 1 = READRM · DOUTRM + WRITERM · DINRM

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE: _____

$JSELA = \overline{SELB} \uparrow \overline{DESELT}$
 $DCNOUTD = SELA \uparrow \overline{SELB} \uparrow PAUSE$
 $KSELA = (\overline{SELB} \uparrow SELT) \uparrow DCNOUTD$
 $JSELB = \overline{SELT} \downarrow SELA$
 $KSELB = \overline{SELA} \downarrow \overline{DESELT}$
 $DCNOUTE = \overline{SELA} \uparrow SELB$
 $SELECT = (\overline{SELA} \uparrow PAUSE) \uparrow \overline{SELB}$
 $DOPAUSE = \overline{SELB}$

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE: _____



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE: _____



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE: _____



MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE: _____

$FUNC E = CRDCN \uparrow \overline{FUNCA}$
 $JFUNC B = CRFUNC \cdot \bar{A}$
 $TEST 5 = DEC 2 + DEC 3 = \overline{DEC 2} \downarrow \overline{DEC 3}$
 $FUNC D = TEST 5 \downarrow \overline{CRDCN} \downarrow \overline{FUNCA} \downarrow \overline{FUNC B}$
 $\overline{CLCONTFF} = \overline{FUNCA} \cdot \overline{FUNC B} = \overline{FUNCA} \uparrow \overline{FUNC B}$
 $KFUNC B = \overline{FUNCA} \cdot \overline{FUNC B} \cdot (CRDCN + TEST 5)$
 $\quad + \overline{FUNCA} \cdot \overline{FUNC B}$
 $\quad = FUNC E \uparrow FUNC D \uparrow \overline{CLCONTFF}$
 $TEST 6A = (DEC 1 + DEC 4 + DEC 5 + DEC 6 +$
 $\quad DEC 7 + DEC 3)$
 $\quad = \overline{HREG 2} \uparrow \overline{HREG 0}$
 $FUNC G = TEST 6A \uparrow \overline{DCNREC} \uparrow \overline{CRDCN} \uparrow \overline{FUNC B}$
 $JFUNC A = \overline{CRDCN} \cdot TEST 6 \cdot \overline{STOPED} \cdot \overline{FUNC B}$
 $\quad = FUNC G \downarrow \overline{STOPED}$
 $JSTOPMEM = \overline{CROCN} \cdot TEST 6 \cdot \overline{STOPED} \cdot \overline{FUNCA}$
 $\quad \overline{FUNC B}$
 $\quad = FUNC G \downarrow \overline{STOPED} \downarrow \overline{FUNCA}$
 $G#REG = FUNC B$
 $SINMUXENC = \overline{FUNC B}$
 $ENBDEC = \overline{FUNCA} + \overline{FUNC B} = \overline{FUNCA} \uparrow \overline{FUNC B}$
 $GCM DLOC = \overline{FUNCA} \cdot \overline{FUNC B}$
 $\quad = \overline{CLRCONTFF}$
 $FUNC G = \overline{FUNCA} \uparrow \overline{FUNC B}$
 $DCNOUTB = \overline{CRDCN} \cdot TEST 5 \cdot \overline{FUNCA} \cdot \overline{FUNC B}$
 $\quad = FUNC D$
 $DCNOUTC = \overline{FUNCA} \cdot \overline{FUNC B} = \overline{FUNC G}$
 $LDCMDRM = \overline{FUNCA} \cdot \overline{FUNC B} = \overline{FUNCA} \uparrow \overline{FUNC B}$

MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____


TITLE _____

KSTOPMEM = DCNOUTC \downarrow AREGD
KFUNCA = FUNCB
JSAT = FUNCD
KSTAT = LDCMDRM


MICHIGAN STATE UNIVERSITY — COMPUTER LABORATORY

FOR: _____ BY: _____ CHECKED: _____ APPROVED: _____ DATE: _____

TITLE: _____



DAA BOARD LAYOUT (FOR VADIC COUPLER)



3 pair cable for phone line
 Blue-DAA-1 (lowest phon
 Green-DAA-2 (middle phon
 Orange-DAA-3 (highest phc
 solid/white strip go to TI
 white/color strip go to RI

Cable-A, B, C, are modem cable. go to VADIC coupler.
 Cable-D is DAA power cable from DAA power supply.
 Cable-E is phone line cabel.
 Cable-F, G, H, are DAA power cable go to DAA.

11/15/1976 From Peter Chen


B?

7/32 Front-End (B) ?

	1	2	3	4	5	6	7
1	VADIC-3 VADIC-3A	VADIC-3B	/	DAA-3A	DAA-3B	EI 200 LINE DRIVER	
2							
3							
4							
5		PALS-2	/	CHASSIS-2B	CHASSIS-2C	/	
6							
7							
8	VADIC-2 VADIC-2A	VADIC-2B	VADIC-2C	/	DAA-2A	/	
9							
10							
11							
12		PALS-1	/	CHASSIS-1B	CHASSIS-1C	/	
13							
14							
15							
16	VADIC-1 VADIC-1A	VADIC-1B	/	DAA-1A	DAA-1B	PUBLIC TERM LINE DRIVER	
17							
18							
19							
20							
21							
22							
23							
24		CYBER 750	/	LMBI CHASSIS-A CHASSIS-B	GPU-B CHASSIS-A CHASSIS-B	CHASSIS-C	
25							
26							
27							
28							
29							
30	6500 TELERAY						
31							

CYBER 750 (CPU)

		1	2	3	4	5	6	7
1	7 CPU-A							
2	6 CPU-B							
3	5 CPU-C							
4	4 MAC							
5	3 MEMORY 1							
6	2 MEMORY 2							
7	1 MEMORY 3							
8	0 MEMORY 4							
9	7							
10	6 CLOCK TTY							
11	5 BUS SWITCH							
12	4 EDMA							
13	3							
14	2							
15	1							
16	0							
17	7 FRONT-END							
18	6							
19	5							
20	4							
21	3							
22	2							
23	1							
24	0							
25	7							
26	6							
27	5							
28	4 LMBI							
29	3 MEMORY 5							
30	2 MEMORY 6							
31	1 MEMORY 7							
	0 MEMORY 8							


 EFFICIENCY LINE No. 4636

	1	2	3	4	5	6	7
	VADIC-1	PALS-1	VADIC-2		PALS-2		VADIC-3
1	0-300 (EVEN)		0-1200				0-300 (ODD)
2	38500-38530	← 16	4 → 38570-38577		← 4	16 →	38501-38508
3							
4	0-300 (EVEN)		0-1200				0-300 (ODD)
5	38532, 38550-38568	← 11	4 → 38578-38585		← 4	12 →	38533, 3-11 38551-38568
6							
7			0-1200				
8			2 → 38586-38588		← 2		
9			38599				
10							
11			35130-35132				
12							
13							
14		300 H.W	1200		1200 H.W	300	
15		27 28 10			10 25 28		
16							
17		60			63		
18							
19							
20							
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							

6500 (PALS-3)


	1	2	3	4	5	6	7	
1								
2								
3								
4								
5								
6								
7								
8								
9	7 CLOCK	TTY						
10	6 MUX BUS SWITCH							
11	5 COM MUX (A0-AF)	SYS 1	SYS 2	SYS 3	SYS 4	SYS 5	SYS 6	AP 1 AP 2
12	4 EDMA							
13	3							
14	2 FRONT-END							
15	1							
16	0							
17	7							
18	6							
19	5							
20	4 LMB I							
21	3 MEMORY 1							
22	2 MEMORY 2							
23	1							
24	0 ALM C							
25	6 PALS 1 (30-37)	UIC 1	UIC 2	UIC 3	DYK			
26	5 PALS 2 (38-3F)	35130	35131	35132	OFFICE			
27	4 PALS 3 (40-47)	ENG 1	ENG 2	ENG 3				
28	3 PALS 4 (48-4F)	CONF RM	CONF RM					
29	2 PALS 5 (50-57)							
30	1							
31	0							

AVPAC EFFICIENCY LINE No. 4636

VADIC-1


PHONE LINE FOR VADIC COUPLER

VADIC-1



Cable-xx are 3 pair phone c
 BOX-1A, 1B are 25 pair connect
 ing block:
 1A: 3-8500---3-8546 (EVEN)
 1B: 3-8550---3-8568 (EVEN)


FROM BELL



Cable #1/F, #2/F, #3/F, #4/F, #5/F, are 100' x 25 pair with female connector.
 Cable #1/M, #2/M, #3/M, #4/M, #5/M, are 15' x 25 pair with male connector.

- Cable #1 : 3-8500---3-8517 (3-8543---3-8547)
- Cable #2 : 3-8518---3-8533
- Cable #3 : 3-8550---3-8558
- Cable #4 : 3-8559---3-8569, 3-1779
- Cable #5 : 3-8570---3-8588, 3-1772 (Master phone)

7/15/1980 From Peter Chen




Cable-1A 1B are 15'x25 pair
 with male connector.
 1A: 3-8500---3-8546 (EVEN)
 1B: 3-8550---3-8568 (EVEN)

Block-1, 2, 3, are 50 pair
 connecting block.
 Block-1: High speed
 3-8570---3-8588, 3-1779
 Block-2: Low speed
 3-8500---3-8568 (EVE)
 Block-3: Low speed
 3-8500---3-8569 (OD)

Cable-xx are 3 pair phone c

Cable-3A, 3B, are 15'x25 pair
 with male connector.
 3A: 3-8501---3-8547 (ODD)
 3B: 3-8551---3-8569, 3-1779



Cable-xx are 3 pair phone c
 Box-3A, 3B are 25 pair connect
 ing block:
 3A: 3-8501---3-8547 (ODD)
 3B: 3-8551---3-8569, 3-1779